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Correlation of interface states/border traps and threshold voltage shift on AlGaN/GaN metal-insulator-semiconductor high-electron-mobility transistors Gallium Nitride (GaN) based metal-insulator-semiconductor high electron mobility transistors (MIS-HEMTs) are highly promising for power switching applications. 1 However, the threshold voltage (V TH ) instability of MIS-HEMTs remains a critical issue. Especially, V TH hysteresis after a positive gate voltage sweep and V TH shift during a positive bias gate stress [2] [3] [4] [5] are important reliability challenges. Therefore, it is important to understand the origin of V TH shift in order to provide technology solutions to minimize these instability issues. We can distinguish two main types of papers in literature. A first type focuses on the analysis of the V TH drift during stress. [3] [4] [5] In contrast, a second type focuses on the characterization of the quality of the gate dielectrics in terms of interface states and border traps on the fresh devices [6] [7] [8] [9] without discussing the implications on V TH instability during operations. The link between these two type of analyses is still unclear. In this work, we compare three different gate dielectrics: Rapid Thermal Chemical Vapor Deposition (RTCVD) Si 3 N 4 , Atomic Layer Deposition (ALD) Al 2 O 3 , and PlasmaEnhanced Atomic Layer Deposition (PEALD) Si 3 N 4 , by means of (1) a conventional frequency dependent conductance analysis, (2) an AC transconductance (AC-g m ) technique, and (3) a study of the V TH shift after a positive gate bias. By correlating the results of the electrical analyses, the physical mechanism behind the V TH instability is proposed.
All wafers were fabricated with a Au-free CMOS-compatible process on 200 mm Czochralski-grown h111i Si wafers with a resistivity of 10 XÁcm, starting with an AlN nucleation layer, a 2.3 lm AlGaN buffer, a 150 nm GaN channel, a 15 nm Al 0.25 Ga 0.75 N barrier, and a 3 nm GaN cap layer, which is used to avoid the oxidation of the AlGaN barrier. The epitaxy of the GaN cap/AlGaN/GaN stack was grown by means of metalorganic chemical vapor deposition (MOCVD) at a temperature of 1010 C with Trimethylgallium (TMGa), trimethylaluminum (TMAl), and Ammonia as precursors for Ga, Al, and N, respectively. The 2DEG resistivity is approximately 450 X/sq. Atomic Layer Etching (ALE) process was used to recess the AlGaN barrier by means of cycles of oxidation and lower power BCl 3 etching. Unlike fully recessed gate Metal-Insulator-Semiconductor Field-Effect Transistors (MISFETs), where the channel is touching the gate dielectric, several device properties could be easily influenced by the proximity of the dielectric, e.g., electron mobility and subthreshold swing. The partial recessed gate structure focuses on trapping phenomena without these influences since the channel between AlGaN barrier and GaN buffer is not touching the gate dielectric. Therefore, this study was performed on recessed gate devices with 3.7 nm AlGaN barrier thickness remaining under the gate dielectric ( Fig. 1) The frequency-dependent conductance technique was proposed by Nicollian and Goetzberger 13 and has been successfully applied to characterize the interface states for depletion-mode (D-mode) AlGaN/GaN MIS-HEMTs. 6, 7 Considering the case in AlGaN/GaN MIS-HEMTs, a positive gate bias is needed to transfer the electrons from the channel to the interface between the AlGaN barrier and the gate dielectric where electrons might be trapped at interface states.
The following conditions were measured on the capacitor structures: V G ¼ 2. Fig. 3 . However, one of the most critical assumptions in this technique is that electrons only interact with the interface states without considering the influence of border traps in the gate dielectric. 13 Fig . 4 14 indicates that the conventional conductance measurement could underestimate the interface states value. For this reason, two additional electrical evaluations were used: AC-g m dispersion 8, 15 and the V TH shift during a positive gate bias stress. 
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The AC transconductance (AC-g m ) technique was developed to examine the effect of border traps on the carrier transport, and it is assumed that the AC-g m dispersion reflects the border trap density in the gate dielectric. 8, 15 Significant g m peak dispersion with respect to the different frequencies was observed, both for devices with RTCVD Si 3 N 4 ( Fig. 5(a) ) and an ALD Al 2 O 3 ( Fig. 5(b) ) gate dielectric. In contrast, significantly lower g m peak dispersion was observed on the device with a PEALD Si 3 N 4 gate dielectric as shown in Figs. 5(c) and 5(d). Consequently, based on the analysis from the conventional conductance method and AC-g m dispersion, PEALD Si 3 N 4 layer shows both a smaller D it and less border traps compared to the other two gate dielectrics.
Analysis of the V TH shift during a positive gate bias stress was the third technique we applied to compare the three different dielectrics. In order to avoid the pre-charge or discharge during each I D V G sweep, similar to Refs. 4 and 16, the I D V G was only measured up to the threshold voltage (V TH ) (V meas ¼ V TH shown in the inset of Fig. 6 ) value with respect to the fresh device with 1 ms delay after stress. The threshold voltage shift was estimated from the drain current degradation as shown in Fig. 6 . A shift of the threshold voltage (DV TH ) was observed already for short stress time (2 s) for the devices with a RTCVD Si 3 N 4 and a ALD Al 2 O 3 gate dielectric. Again, the devices with a PEALD Si 3 N 4 gate dielectric show the smallest V TH shift. Fig. 7 shows a summary of D it , g m peak dispersion and the V TH shift. Note that the V TH shift values were extrapolated after a 2 s stress as shown in Fig. 6 . We observe a high correlation between D it , g m peak dispersion, and V TH shift. This indicates that the V TH shift is not only due to the interface states but also to the border traps inside the gate dielectric. As shown in Fig. 8 , the conduction band of the AlGaN barrier is pulled down for a positive gate voltage. Hence, the electrons can be transferred from the channel to the interface between the gate dielectric and the AlGaN barrier, where they are trapped by interface states or border traps, leading to a V TH shift. From this point of view, in order to minimize the V TH shift, a good gate dielectric should both have a low interface state density and a low amount of border traps. However, it is important to note that (1) the frequency conductance technique was originally developed to characterize 
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interfaces with the physical assumption that the electrons only interact with the interface states, 13 and (2) the AC transconductance (AC-g m ) technique was originally used to examine the effect of border traps on the carrier transport without considering the impact from the interface states. 8 However, such a high correlation between D it , g m peak dispersion, and V TH hysteresis suggests that the D it values from typical conductance measurement could be influenced by border traps, especially since a high positive gate bias is needed (more than 2 V) to allow electrons to be injected across the AlGaN barrier and to interact with the gate dielectric interface in D-mode AlGaN/GaN MIS-HEMTs. On the other hand, the peak g m dispersion could be affected by the interface states as well.
In this work, we used three different gate dielectrics to study the correlation between interface states, border traps, and V TH shift during a positive gate bias stress. We conclude that the V TH shift is highly related to the interface state density D it and to the border traps, indicating that the electrons are trapped by both the interface states and the border traps. In order to minimize the V TH instability in MIS-HEMTs, a gate dielectric with both a low D it and a small amount of border traps is needed, e.g., PEALD Si 3 N 4 . We also showed that the frequency dependent conductance analysis and AC-g m method need to be carefully used since the border traps influence the D it measurement results and vice versa.
